[lkml]   [2022]   [May]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v1 0/4] imx8mm display controller power sequence
This patch queue addresses the power sequence of the display controller
of the imx8mm SoC. The sequence mentioned in example code 5 in section of reference manual imx-8MMini-yhsc.pdf was not being performed.
This meant that the display controller was not coming up.

Viraj Shah (4):
soc: imx: gpcv2: Power sequence for DISP
soc: imx: imx8m-blk-ctrl: Display Power ON sequence
soc: imx: imx8m-blk-ctrl: Add reset bits for mipi dsi phy
arm64: dts: imx8mm.dtsi: Add resets for dispmix power domain.

arch/arm64/boot/dts/freescale/imx8mm.dtsi | 1 +
drivers/soc/imx/gpcv2.c | 36 +++++++++++++++++++----
drivers/soc/imx/imx8m-blk-ctrl.c | 9 ++++--
3 files changed, 38 insertions(+), 8 deletions(-)


 \ /
  Last update: 2022-05-02 12:04    [W:0.058 / U:0.252 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site