[lkml]   [2022]   [Feb]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v1 0/2] Add support for components requiring trailing clock after transfer
Some components require a few clock cycles with chipselect off before
or/and after the data transfer done with CS on.

Typically IDT 801034 QUAD PCM CODEC datasheet states "Note *: CCLK
should have one cycle before CS goes low, and two cycles after
CS goes high".

The cycles "before" are implicitely provided by all previous activity
on the SPI bus. But the cycles "after" must be provided in order to
achieve the SPI transfer.

In order to use that kind of component, implement a new option for
SPI slaves in order to implement a trailing clock of a few bits
with ChipSelect off at the end of the transfer.

This is based on a discussion we had a few years ago, see

IDT 801034 QUAD PCM CODEC datasheet can be found at

Christophe Leroy (2):
spi: Add new mode to generate additional clock cycles
spi: fsl-spi: Implement trailing clock mode

.../bindings/spi/spi-peripheral-props.yaml | 4 ++++
drivers/spi/spi-fsl-lib.c | 2 +-
drivers/spi/spi-fsl-spi.c | 15 +++++++++++++--
drivers/spi/spi.c | 5 ++++-
include/uapi/linux/spi/spi.h | 3 ++-
5 files changed, 24 insertions(+), 5 deletions(-)


 \ /
  Last update: 2022-02-27 11:01    [W:0.069 / U:0.728 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site