lkml.org 
[lkml]   [2021]   [Feb]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [EXT] Re: [PATCH v8 net-next 02/15] dts: marvell: add CM3 SRAM memory to cp11x ethernet device tree
Date
> ----------------------------------------------------------------------
> On Sat, 6 Feb 2021 18:45:48 +0200 stefanc@marvell.com wrote:
> > From: Konstantin Porotchkin <kostap@marvell.com>
> >
> > CM3 SRAM address space would be used for Flow Control configuration.
> >
> > Signed-off-by: Stefan Chulski <stefanc@marvell.com>
> > Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
>
> Isn't there are requirement to CC the DT mailing list and Rob on all device
> tree patches? Maybe someone can clarify I know it's required when adding
> bindings..

I would repost with robh+dt@kernel.org, gregory.clement@bootlin.com and devicetree@vger.kernel.org in CC

Thanks,
Stefan.

\
 
 \ /
  Last update: 2021-02-07 08:59    [W:0.057 / U:6.944 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site