[lkml]   [2021]   [Dec]   [11]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v5 05/24] ARM: tegra: Add device-tree for ASUS Transformer EeePad TF101
10.12.2021 18:46, Thierry Reding пишет:
> Again, the memory-controller node needs to be sorted differently. There
> are other occurrences of this throughout the file.

Memory-controller node is placed on purpose in the end of DT to keep it
readable. Those huge timings make it unreadable. I don't want to change
it. Alternatively, we can factor out timings into separate DTSI, but
it's unnecessary to me. I leave it up to you to decide what to do.

I'll reorder couple nodes alphabetically, those that don't have address
and were missed by me. The by-address nodes are all okay to me.

Please feel free to reorder nodes to yours liking by yourself while
applying if I'll miss something.

 \ /
  Last update: 2021-12-11 16:29    [W:0.088 / U:0.328 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site