[lkml]   [2020]   [Jun]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH 0/2] clk: meson8b: add two missing gate clocks
While trying to figure out how to set up the video clocks on the 32-bit
SoCs I found that the current clock tree is missing two gates. This adds
the missing gates based on evidence found in the public S805 datasheet,
the GXBB clock driver and 3.10 vendor kernel.

I didn't add any Fixes tag because this clock tree is still read-only
and the HDMI PLL (the top-most clock in this tree) needs more work as

Martin Blumenstingl (2):
clk: meson: meson8b: add the vclk_en gate clock
clk: meson: meson8b: add the vclk2_en gate clock

drivers/clk/meson/meson8b.c | 60 ++++++++++++++++++++++++++++++-------
drivers/clk/meson/meson8b.h | 4 ++-
2 files changed, 53 insertions(+), 11 deletions(-)


 \ /
  Last update: 2020-06-29 22:39    [W:0.033 / U:0.124 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site