[lkml]   [2020]   [Feb]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v4 0/2] clk: keystone: Add new driver to handle ehrpwm tbclk
On TI's AM654 and J721e SoCs, certain clocks can be gated/ungated by setting a
single bit in SoC's System Control registers. Sometime more than
one clock control can be in the same register. But these registers might
also have bits to control other SoC functionalities.
For example, Time Base clock(TBclk) enable bits for various EPWM IPs are
all in EPWM_CTRL Syscon registers on K2G SoC.

This series adds a new clk driver to support controlling tbclk. Registers
which control clocks will be grouped into a syscon DT node, thus
enabling sharing of register across clk drivers and other drivers.

Fix up the title of YAML bindings file to drop reference to driver

Register syscon node as clk provider

Simplify driver to have only one clock node per group of syscon
controller registers instead of one per clock instance.


Vignesh Raghavendra (2):
dt-bindings: clock: Add binding documentation for TI EHRPWM TBCLK
clk: keystone: Add new driver to handle syscon based clocks

.../bindings/clock/ti,am654-ehrpwm-tbclk.yaml | 35 ++++
drivers/clk/keystone/Kconfig | 8 +
drivers/clk/keystone/Makefile | 1 +
drivers/clk/keystone/syscon-clk.c | 172 ++++++++++++++++++
4 files changed, 216 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/ti,am654-ehrpwm-tbclk.yaml
create mode 100644 drivers/clk/keystone/syscon-clk.c


 \ /
  Last update: 2020-02-27 06:36    [W:0.054 / U:2.352 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site