[lkml]   [2020]   [Oct]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 1/2] clk: axi-clkgen: Add support for fractional dividers
Quoting Alexandru Ardelean (2020-10-01 01:59:47)
> From: Lars-Peter Clausen <>
> The axi-clkgen has (optional) fractional dividers on the output clock
> divider and feedback clock divider path. Utilizing the fractional dividers
> allows for a better resolution of the output clock, being able to
> synthesize more frequencies.
> Rework the driver support to support the fractional register fields, both
> for setting a new rate as well as reading back the current rate from the
> hardware.
> For setting the rate if no perfect divider settings were found in
> non-fractional mode try again in fractional mode and see if better settings
> can be found. This appears to be the recommended mode of operation.
> Signed-off-by: Lars-Peter Clausen <>
> Signed-off-by: Alexandru Ardelean <>
> ---

Applied to clk-next

 \ /
  Last update: 2020-10-14 04:46    [W:0.082 / U:5.352 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site