[lkml]   [2020]   [Jan]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v3 5/6] clk: zynqmp: Fix divider calculation
Quoting Rajan Vaja (2019-12-04 22:35:58)
> zynqmp_clk_divider_round_rate() returns actual divider value
> after calculating from parent rate and desired rate, even though
> that rate is not supported by single divider of hardware. It is
> also possible that such divisor value can be achieved through 2
> different dividers. As, Linux tries to set such divisor value(out
> of range) in single divider set divider is getting failed.
> Fix the same by computing best possible combination of two
> divisors which provides more accurate clock rate.
> Signed-off-by: Michal Simek <>
> Signed-off-by: Tejas Patel <>
> Signed-off-by: Rajan Vaja <>
> ---

Applied to clk-next

 \ /
  Last update: 2020-01-24 00:00    [W:0.086 / U:25.632 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site