[lkml]   [2019]   [Mar]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 03/17] fpga: dfl: fme: support 512bit data width PR
On Sun, Mar 24, 2019 at 10:23 PM Wu Hao <> wrote:

Hi Hao,

This looks fine.

> In early partial reconfiguration private feature, it only
> supports 32bit data width when writing data to hardware for
> PR. 512bit data width PR support is an important optimization
> for some specific solutions (e.g. XEON with FPGA integrated),
> it allows driver to use AVX512 instruction to improve the
> performance of partial reconfiguration. e.g. programming one
> 100MB bitstream image via this 512bit data width PR hardware
> only takes ~300ms, but 32bit revision requires ~3s per test
> result.
> Please note now this optimization is only done on revision 2
> of this PR private feature which is only used in integrated
> solution that AVX512 is always supported.
> Signed-off-by: Ananda Ravuri <>
> Signed-off-by: Xu Yilun <>
> Signed-off-by: Wu Hao <>

Acked-by: Alan Tull <>

 \ /
  Last update: 2019-03-25 19:50    [W:0.438 / U:0.328 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site