[lkml]   [2019]   [Mar]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH 0/6] nvmem: sunxi_sid: native format and A83T/H5 support
From: Chen-Yu Tsai <>

Hi everyone,

This series converts the sunxi_sid driver to read out data in native
endianness for all Allwinner SoCs. It was already the case for the H3,
which used a different read-out method. The endianness for this hardware
was found to be either native or little endian [1], based on the data
layout for the thermal sensor calibration data stored within. Some SoCs
have either 1 or 3 sensors, and calibration data for each sensor is 2
bytes wide, with data for 2 sensors packed into 1 word.

The first three patches do some clean-up and improvements of the code
overall. The fourth patch converts the driver to reading out data in
native endianness. The fifth adds support for the A83T and H5. These
two were already listed in the device tree bindings. The last patch
adds a device node for it on H3 and H5.

Please have a look.



Chen-Yu Tsai (6):
nvmem: sunxi_sid: Read out SID for randomness without looping
nvmem: sunxi_sid: Optimize register read-out method
nvmem: sunxi_sid: Dynamically allocate nvmem_config structure
nvmem: sunxi_sid: Read out data in native format
nvmem: sunxi_sid: Support SID on A83T and H5
ARM: dts: sunxi: h3/h5: Add device node for SID

arch/arm/boot/dts/sun8i-h3.dtsi | 4 +
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 5 +
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 4 +
drivers/nvmem/sunxi_sid.c | 98 ++++++++------------
4 files changed, 52 insertions(+), 59 deletions(-)


 \ /
  Last update: 2019-03-18 08:34    [W:0.061 / U:12.548 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site