lkml.org 
[lkml]   [2019]   [Feb]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[PATCH V3] arm64: tegra: add topology data for Tegra194 cpu
Date
The xavier CPU architecture includes 8 CPU cores organized in
4 clusters. Add cpu-map data for topology initialization, this
fixes the topology information in
/sys/devices/system/cpu/cpu[n]/topology

Signed-off-by: Bo Yan <byan@nvidia.com>
---
V3: Replaced phandles with full path to CPU node
V2: remove cache nodes, add topology data only

arch/arm64/boot/dts/nvidia/tegra194.dtsi | 42 ++++++++++++++++++++++++++++++++
1 file changed, 42 insertions(+)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 6dfa1ca..708d20c 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -870,6 +870,48 @@
#address-cells = <1>;
#size-cells = <0>;

+ cpu-map {
+ cluster0 {
+ core0 {
+ cpu = <&{/cpus/cpu@0}>;
+ };
+
+ core1 {
+ cpu = <&{/cpus/cpu@1}>;
+ };
+ };
+
+ cluster1 {
+ core0 {
+ cpu = <&{/cpus/cpu@2}>;
+ };
+
+ core1 {
+ cpu = <&{/cpus/cpu@3}>;
+ };
+ };
+
+ cluster2 {
+ core0 {
+ cpu = <&{/cpus/cpu@4}>;
+ };
+
+ core1 {
+ cpu = <&{/cpus/cpu@5}>;
+ };
+ };
+
+ cluster3 {
+ core0 {
+ cpu = <&{/cpus/cpu@6}>;
+ };
+
+ core1 {
+ cpu = <&{/cpus/cpu@7}>;
+ };
+ };
+ };
+
cpu@0 {
compatible = "nvidia,tegra194-carmel", "arm,armv8";
device_type = "cpu";
--
2.7.4
\
 
 \ /
  Last update: 2019-02-13 17:34    [W:0.067 / U:50.704 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site