[lkml]   [2019]   [Dec]   [5]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v3 0/6] clk: zynqmp: Extend and fix zynqmp clock driver
ZynqMP clock driver can be used for Versal platform also. Add support
for Versal platform in ZynqMP clock driver.

Also this patch series fixes divider calculation and adds support for get
maximum divider, clock with CLK_DIVIDER_POWER_OF_TWO flag and warn user if
clock users are more than allowed.

Rajan Vaja (5):
dt-bindings: clock: Add bindings for versal clock driver
clk: zynqmp: Extend driver for versal
clk: zynqmp: Warn user if clock user are more than allowed
clk: zynqmp: Add support for get max divider
clk: zynqmp: Fix divider calculation

Tejas Patel (1):
clk: zynqmp: Add support for clock with CLK_DIVIDER_POWER_OF_TWO flag

.../devicetree/bindings/clock/xlnx,versal-clk.yaml | 64 +++++++++++
drivers/clk/zynqmp/clkc.c | 3 +-
drivers/clk/zynqmp/divider.c | 118 +++++++++++++++++++-
drivers/clk/zynqmp/pll.c | 6 +-
drivers/firmware/xilinx/zynqmp.c | 2 +
include/dt-bindings/clock/xlnx-versal-clk.h | 123 +++++++++++++++++++++
include/linux/firmware/xlnx-zynqmp.h | 2 +
7 files changed, 310 insertions(+), 8 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
create mode 100644 include/dt-bindings/clock/xlnx-versal-clk.h

Changes in v3:
- [PATCH 1/7]: Update SPDX-License-Identifier.
Changes in v2:
- [PATCH 7/7]: Removed patch #7 to fix clock frac to handle backward
compatibility. Will send this patch separately with
proper backward compatibility handling.
- Rest of the changes are mentioned in individual patches.

 \ /
  Last update: 2019-12-05 07:38    [W:0.276 / U:7.304 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site