lkml.org 
[lkml]   [2019]   [Dec]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v1 03/17] dt-bindings: soc: tegra-pmc: Add Tegra PMC clock ids
On Mon, Nov 18, 2019 at 10:50:20PM -0800, Sowjanya Komatineni wrote:
> Tegra PMC has clk_out_1, clk_out_2, clk_out_3 clocks and each of
> these clocks has mux and a gate as a part of PMC controller.
>
> This patch adds ids for each of these PMC clock mux and gates to
> use with the devicetree.
>
> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
> ---
> include/dt-bindings/soc/tegra-pmc.h | 16 ++++++++++++++++
> 1 file changed, 16 insertions(+)
> create mode 100644 include/dt-bindings/soc/tegra-pmc.h

This should be part of the binding patch.

>
> diff --git a/include/dt-bindings/soc/tegra-pmc.h b/include/dt-bindings/soc/tegra-pmc.h
> new file mode 100644
> index 000000000000..fa1ccfc2514b
> --- /dev/null
> +++ b/include/dt-bindings/soc/tegra-pmc.h
> @@ -0,0 +1,16 @@
> +/* SPDX-License-Identifier: GPL-2.0-only */
> +/*
> + * Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
> + */
> +
> +#ifndef _DT_BINDINGS_SOC_TEGRA_PMC_H
> +#define _DT_BINDINGS_SOC_TEGRA_PMC_H
> +
> +#define TEGRA_PMC_CLK_OUT_1_MUX 0
> +#define TEGRA_PMC_CLK_OUT_1 1
> +#define TEGRA_PMC_CLK_OUT_2_MUX 2
> +#define TEGRA_PMC_CLK_OUT_2 3
> +#define TEGRA_PMC_CLK_OUT_3_MUX 4
> +#define TEGRA_PMC_CLK_OUT_3 5
> +
> +#endif /* _DT_BINDINGS_SOC_TEGRA_PMC_H */
> --
> 2.7.4
>

\
 
 \ /
  Last update: 2019-12-03 23:09    [W:0.175 / U:11.208 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site