[lkml]   [2019]   [Dec]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH 0/2] at91-sama5d2_shdwc shutdown controller
PMC master clock register offset is different b/w sam9x60 and
other SoCs. Since there is a need of this register offset in
shutdown procedure we need to have it per SoC. This is what
this series does.

Claudiu Beznea (2):
power: reset: at91-sama5d2_shdwc: introduce struct shdwc_reg_config
power: reset: at91-sama5d2_shdwc: use proper master clock register

drivers/power/reset/at91-sama5d2_shdwc.c | 75 +++++++++++++++++++++-----------
1 file changed, 49 insertions(+), 26 deletions(-)


 \ /
  Last update: 2019-12-19 15:28    [W:0.079 / U:0.824 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site