[lkml]   [2019]   [Nov]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v2] clk: tegra: divider: Check UART's divider enable-bit state on rate's recalculation
Quoting Dmitry Osipenko (2019-10-29 17:48:13)
> UART clock is divided using divisor values from DLM/DLL registers when
> enable-bit is unset in clk register and clk's divider configuration isn't
> taken onto account in this case. This doesn't cause any problems, but
> let's add a check for the divider's enable-bit state, for consistency.
> Acked-by: Peter De Schrijver <>
> Signed-off-by: Dmitry Osipenko <>
> ---

Is this going to be picked up or should I just apply atop the tegra PR?

 \ /
  Last update: 2019-11-14 00:03    [W:0.076 / U:3.388 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site