[lkml]   [2019]   [Jan]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v3 0/2] USB SS PHY for Qualcomm's QCS404
This set adds USB SS PHY support to Qualcomm's QCS404 SoC
The PHY is implemented using Synopsys' SS PHY IP

The code is losely based on Sriharsha Allenki's
<> original implementation.

enable OTG mode detection
move vdd voltage levels to driver
use bulk_ control interfaces
ss-phy-bindings [1]

remove clk/regulator counters
vdd constrains in device tree
update error labels
fix get_optional vbus
allocate arrays statically
fix typos in bindings

[1] ss-phy-binding discussion:
- qcom,dwc3-ss-usb-phy exist for a generic usb2/usb3 phy driver that
was never merged. Rather than trying to re-use these bindings (or
delete them) I propose that we go ahead with the new separate
bindings for HS and SS: if not now - investigation in progress- in
the future it might be possible to have again a common phy driver
for which these old bindings would be the binding agreement.

Jorge Ramirez-Ortiz (2):
dt-bindings: Add Qualcomm USB SuperSpeed PHY bindings
phy: qualcomm: usb: Add SuperSpeed PHY driver

.../bindings/usb/qcom,usb-ssphy.txt | 74 ++++
drivers/phy/qualcomm/Kconfig | 11 +
drivers/phy/qualcomm/Makefile | 1 +
drivers/phy/qualcomm/phy-qcom-usb-ss.c | 328 ++++++++++++++++++
4 files changed, 414 insertions(+)
create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt
create mode 100644 drivers/phy/qualcomm/phy-qcom-usb-ss.c


 \ /
  Last update: 2019-01-30 19:51    [W:0.065 / U:5.736 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site