lkml.org 
[lkml]   [2019]   [Jan]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCHv4 11/13] Documentation/ABI: Add node cache attributes
On Wed, Jan 16, 2019 at 6:59 PM Keith Busch <keith.busch@intel.com> wrote:
>
> Add the attributes for the system memory side caches.

I really would combine this with the previous one.

> Signed-off-by: Keith Busch <keith.busch@intel.com>
> ---
> Documentation/ABI/stable/sysfs-devices-node | 34 +++++++++++++++++++++++++++++
> 1 file changed, 34 insertions(+)
>
> diff --git a/Documentation/ABI/stable/sysfs-devices-node b/Documentation/ABI/stable/sysfs-devices-node
> index 2217557f29d3..613d51fb52a3 100644
> --- a/Documentation/ABI/stable/sysfs-devices-node
> +++ b/Documentation/ABI/stable/sysfs-devices-node
> @@ -142,3 +142,37 @@ Contact: Keith Busch <keith.busch@intel.com>
> Description:
> This node's write latency in nanoseconds available to memory
> initiators in nodes found in this class's initiators_nodelist.
> +
> +What: /sys/devices/system/node/nodeX/side_cache/indexY/associativity
> +Date: December 2018
> +Contact: Keith Busch <keith.busch@intel.com>
> +Description:
> + The caches associativity: 0 for direct mapped, non-zero if
> + indexed.
> +
> +What: /sys/devices/system/node/nodeX/side_cache/indexY/level
> +Date: December 2018
> +Contact: Keith Busch <keith.busch@intel.com>
> +Description:
> + This cache's level in the memory hierarchy. Matches 'Y' in the
> + directory name.
> +
> +What: /sys/devices/system/node/nodeX/side_cache/indexY/line_size
> +Date: December 2018
> +Contact: Keith Busch <keith.busch@intel.com>
> +Description:
> + The number of bytes accessed from the next cache level on a
> + cache miss.
> +
> +What: /sys/devices/system/node/nodeX/side_cache/indexY/size
> +Date: December 2018
> +Contact: Keith Busch <keith.busch@intel.com>
> +Description:
> + The size of this memory side cache in bytes.
> +
> +What: /sys/devices/system/node/nodeX/side_cache/indexY/write_policy
> +Date: December 2018
> +Contact: Keith Busch <keith.busch@intel.com>
> +Description:
> + The cache write policy: 0 for write-back, 1 for write-through,
> + 2 for other or unknown.
> --

It would be good to document the meaning of indexY itself too.

\
 
 \ /
  Last update: 2019-01-17 17:26    [W:0.113 / U:25.088 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site