[lkml]   [2018]   [Sep]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 1/6] drm/bridge: use bus flags in bridge timings
On Wed, Sep 5, 2018 at 8:32 PM Stefan Agner <> wrote:
> On 05.09.2018 00:44, Laurent Pinchart wrote:

> Good point! I actually really don't like that we use the same flags here
> but from a different perspective. Especially since the flags defines
> document things differently:
> /* drive data on pos. edge */
> /* drive data on neg. edge */

Maybe a stupid comment from my side, but can't we just change the
documentation to match the usecases?

/* Trigger pixel data latch on positive edge */

> Using the opposite perspective would also need translation in crtc
> drivers... So far no driver uses sampling_edge.
> I would prefer if we always use the meaning as documented by the flags.
> I guess we would need to convert DRM_BUS_FLAG_PIXDATA_POSEDGE ->
> Linus Walleij, you added sampling edge, any thoughts?

I just thought it was generally useful to have triggering edge encoded
into the bridge as it makes it clear that this edge is something
that is a delayed version of the driving edge which is subject to
clock skew caused by the speed of electrons in silicon and
copper and slew rate caused by parasitic capacitance.

Linus Walleij

 \ /
  Last update: 2018-09-06 13:09    [W:0.094 / U:0.076 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site