Messages in this thread |  | | Subject | Re: [PATCH] clk: meson-axg: pcie: drop the mpll3 clock parent | From | Jerome Brunet <> | Date | Mon, 27 Aug 2018 15:21:40 +0200 |
| |
On Wed, 2018-08-01 at 12:16 +0000, Yixun Lan wrote: > We found the PCIe driver doesn't really work with > the mpll3 clock which is actually reserved for debug, > So drop it from the mux list. > > Fixes: 33b89db68236 ("clk: meson-axg: add clocks required by pcie driver") > Tested-by: Jianxin Qin <jianxin.qin@amlogic.com> > Signed-off-by: Yixun Lan <yixun.lan@amlogic.com> > > ---
Applied, Thx
|  |