[lkml]   [2018]   [Jun]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v3 16/24] drm/sun4i: Enable DW HDMI PHY clock
On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec <> wrote:
> Current DW HDMI PHY code never prepares and enables PHY clock after it is
> created. It's just used as it is. This may work in some cases, but it's
> clearly wrong. Fix it by adding proper calls to enable/disable PHY
> clock.
> Fixes: 4f86e81748fe ("drm/sun4i: Add support for H3 HDMI PHY variant")
> Signed-off-by: Jernej Skrabec <>

So why does it work on the H3? Because there's only one PLL that the whole
display pipeline uses?

We should probably tag this for stable. So,

Cc: <>
Reviewed-by: Chen-Yu Tsai <>

 \ /
  Last update: 2018-06-28 04:23    [W:0.418 / U:0.044 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site