lkml.org 
[lkml]   [2018]   [May]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCH v2 1/2] clk: meson: mpll: add round closest support
On Tue, May 15, 2018 at 6:36 PM, Jerome Brunet <jbrunet@baylibre.com> wrote:
> Allow the mpll driver to round the requested rate up if
> CLK_MESON_MPLL_ROUND_CLOSEST is set and it provides a rate closer to the
> requested rate.
>
> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Acked-by: Martin Blumenstingl<martin.blumenstingl@googlemail.com>


I gave it a quick spin on Odroid-C1 (which uses an RGMII Ethernet PHY
and the RGMII TX clock is supplied by MPLL2). the clock tree looks
fine and Ethernet is still working:
mpll2_div 1 1 0 249999701
0 0
mpll2 1 1 0 249999701
0 0
c9410000.ethernet#m250_sel 1 1 0
249999701 0 0
c9410000.ethernet#m250_div 1 1 0
249999701 0 0
c9410000.ethernet#fixed_div2 1 1
0 124999850 0 0
c9410000.ethernet#rgmii_tx_en 1 1
0 124999850 0 0

\
 
 \ /
  Last update: 2018-05-21 11:19    [W:0.107 / U:0.908 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site