[lkml]   [2018]   [Apr]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectAffinity for GIC irq line
Hi all,

When an IRQ line is set affinity using irq_set_affinity, which calls
irq_do_set_affinity, this API copies affinity mask to affinity variable
in irq_common_data of this irq descriptor.

But as per ARM GICv2 document in order to drive a interrupt to a
specific CPU we need to program GICD_ITARGETSRn register.

But irq_set_affinity isn't writing to this register.Please correct me if
I'm wrong i did not find code for this register being updated in
irq_set_affinity flow.
So how affinity is being set for an IRQ line ?

If affinity was set successfully on what CPU does asm_do_IRQ run ?
For every interrupt this runs on CPU0 and then FIQ/IRQ handling is
scheduled on different CPU as per affinity ?
How the respective irq line handler is handled on specific CPU core ?


This email has been checked for viruses by Avast antivirus software.

 \ /
  Last update: 2018-04-25 05:23    [W:0.140 / U:1.764 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site