[lkml]   [2018]   [Mar]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH v4 0/5] PCI endpoint 64-bit BAR fixes
PCI endpoint fixes to improve the way 64-bit BARs are handled.

There are still future improvements that could be made:

pci-epf-test.c always allocates space for
6 BARs, even when using 64-bit BARs (which
really only requires us to allocate 3 BARs). will print "NOT OKAY" for BAR1,
BAR3, and BAR5 when using 64-bit BARs.
This could probably be improved to say
something like "N/A (64-bit BAR)".

Niklas Cassel (5):
PCI: endpoint: BAR width should not depend on sizeof dma_addr_t
PCI: designware-ep: Make dw_pcie_ep_set_bar() handle 64-bit BARs
PCI: designware-ep: Make dw_pcie_ep_reset_bar() handle 64-bit BARs
PCI: endpoint: Make pci_epc_set_bar() return the BAR width that was
misc: pci_endpoint_test: Handle 64-bit BARs properly

drivers/misc/pci_endpoint_test.c | 12 +++++++-----
drivers/pci/cadence/pcie-cadence-ep.c | 2 +-
drivers/pci/dwc/pcie-designware-ep.c | 22 ++++++++++++++++++----
drivers/pci/endpoint/functions/pci-epf-test.c | 22 +++++++++++++++-------
4 files changed, 41 insertions(+), 17 deletions(-)


 \ /
  Last update: 2018-03-08 14:34    [W:0.236 / U:3.188 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site