lkml.org 
[lkml]   [2018]   [Mar]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [PATCH v2 0/8] arm: Base support for Renesas RZN1D-DB Board
Date
Replying to myself here, more or less to reflect further discussion on IRC related to where the
bindings goes. Also, to publicly acknowledge and thank Geert for tons of advice and comments
outside the email chain...

So, after further discussion on IRC, that's what I've been trying to do
[hope outlook doesn't mangle this]:
+---------------------------------+ +------------------------------------+ +--------------------------------+
| r9a06g0xx.dtsi | | r9a06g032.dtsi | | r9a06g032-rzn1d-db.dts |
| | | | | |
| compatible= | | compatible= | | compatible= |
| "renesas,rzn1"; | | "renesas,r9a06g032", | | "renesas,rzn1d-db", |
| +-----> "renesas,rzn1"; +-----> "renesas,r9a06g032", |
| ... | | ... | | "renesas,rzn1"; |
| compatible= | | compatible= | | |
| "renesas,rzn1-reset"; | | "renesas,r9a06g032-reset", | | |
| | | "renesas,rzn1-reset"; | | |
| | | | | |
+---------------------------------+ +------------------------------------+ +--------------------------------+
Family File, "rzn1" only Future, potential SoC Board File
Specific override file

The idea is that the 1D and 1S share /everything/ apart from one extra QSPI, no DDR, one less CPU
and a few other bits and bobs. So the r9a06g0xx.dtsi will contain 98% of both SoC bindings. *Perhaps*
later I could add a r9a06g03[23].dtsi for SoC specific bindings, but currently that is not necessary, so we
Won't need that file.

If everyone happy with this? I've got a v3 simmering on the fire, but I'd really like everyone to be
happy with the proposed solution...

Cheers,
Michel

On 22 March 2018 11:45, I wrote:
> This series adds the plain basic support for booting a bare kernel on the
> RZ/N1D-DB Board. It's been trimmed to the strict minimum as a 'base',
> further patches that will add the rest of the support, pinctrl, clock
> architecture and quite a few others.
>
> Thanks for the comments on the previous version!
>
> v2:
> + Fixes for suggestions by Simon Horman + Fixes for suggestions by Rob
> Herring + Fixes for suggestions by Geert Uytterhoeven + Removed the
> mach file + Added a MFD base for the sysctrl block + Added a regmap based
> sub driver for the reboot handler + Renamed the files to match shmobile
> conventions + Adapted the compatible= strings to reflect 'family' vs 'part'
> distinction.
> + Removed the sysctrl.h file entirelly.
> + Fixed every warnings from the DTC compiler on W=12 mode.
> + Split the device-tree patches from the code.
>
> Michel Pollet (8):
> DT: mfd: renesas,rzn1-sysctrl: document RZ/N1 sysctrl node
> DT: reset: renesas,rzn1-reboot: document RZ/N1 reboot driver
> DT: arm: renesas,r9a06g032: add the RZ/N1 bindings
> reset: Renesas RZ/N1 reboot driver
> arm: rzn1: Add the RZ/N1 arch to the shmobile Kconfig
> DT: arm: Add Renesas RZ/N1 SoC base device tree file
> DT: arm: Add Renesas RZN1D-DB Board base file
> DT: arm: Add the RZN1D-DB Board to Renesas Makefile target
>
> Documentation/devicetree/bindings/arm/shmobile.txt | 5 +-
> .../bindings/mfd/renesas,rzn1-sysctrl.txt | 22 +++++
> .../bindings/power/renesas,rzn1-reboot.txt | 22 +++++
> arch/arm/boot/dts/Makefile | 1 +
> arch/arm/boot/dts/r9a06g032-rzn1d400-db.dts | 26 +++++
> arch/arm/boot/dts/r9a06g0xx.dtsi | 96 ++++++++++++++++++
> arch/arm/mach-shmobile/Kconfig | 5 +
> drivers/power/reset/Kconfig | 7 ++
> drivers/power/reset/Makefile | 1 +
> drivers/power/reset/rzn1-reboot.c | 109
> +++++++++++++++++++++
> 10 files changed, 293 insertions(+), 1 deletion(-) create mode 100644
> Documentation/devicetree/bindings/mfd/renesas,rzn1-sysctrl.txt
> create mode 100644
> Documentation/devicetree/bindings/power/renesas,rzn1-reboot.txt
> create mode 100644 arch/arm/boot/dts/r9a06g032-rzn1d400-db.dts
> create mode 100644 arch/arm/boot/dts/r9a06g0xx.dtsi create mode 100644
> drivers/power/reset/rzn1-reboot.c
>
> --
> 2.7.4




Renesas Electronics Europe Ltd, Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, UK. Registered in England & Wales under Registered No. 04586709.

\
 
 \ /
  Last update: 2018-03-28 10:00    [W:0.118 / U:8.792 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site