[lkml]   [2018]   [Dec]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 0/3] PCIE support for i.MX8MQ
On Sat, Nov 17, 2018 at 10:12:22AM -0800, Andrey Smirnov wrote:
> Everyone:
> This series contains changes I made in order to enable support of PCIE
> IP block on i.MX8MQ SoCs (full tree can be found at [github-v0]). This series
> is _very_ preliminary and by no means is ready for inclusion (it also
> has some unmet dependencies). However is should be in OK enough shape
> to get some early feedback on, which is the intent of this submission.
> Specifically, I'd like to get some feedback on whether newly
> introduced "fsl,iomux-gpr1x" and "fsl,gpr12-device-type" DT
> properties, added to handle differences between PCIE0 and PCIE1, is a
> good (acceptable) solution for the problem.
> All other feedback is appreciated as well!
> Thank you,
> Andrey Smirnov
> [github-v0]
> Andrey Smirnov (3):
> PCI: imx: No-op imx6_setup_phy_mpll() on i.MX7D
> PCI: imx: No-op imx6_pcie_reset_phy() on i.MX7D
> PCI: imx: Add support for i.MX8MQ
> drivers/pci/controller/dwc/Kconfig | 2 +-
> drivers/pci/controller/dwc/pci-imx6.c | 119 +++++++++++++++++++++++++-
> 2 files changed, 117 insertions(+), 4 deletions(-)

I am expecting you to post of v2 of this series, addressing review
comments so I will mark these patches with "Changes Requested", please
let me know if you have any objections.


 \ /
  Last update: 2018-12-03 13:21    [W:0.224 / U:15.848 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site