lkml.org 
[lkml]   [2018]   [Nov]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v4 00/26] drm/sun4i: Allwinner A64 MIPI-DSI support
Date
This series fixed the issues related to work DSI on 2-lane panel
which is reported on previous version[1].

This supposed to be a clean series, where it support Allwinner A64 MIPI-DSI
support for 4-lane, 2-lane DSI panels.

This series fixed all previous series comments along with checkpatch
warnings/error.

Changes for v4:
- droppoed untested CCU_FEATURE_FIXED_POSTDIV check code in
nkm min, max rate patches
- create two patches for "Add Allwinner A64 MIPI DSI support"
one for has_mod_clk quirk and other one for A64 support
- use existing driver code construct for hblk computation
- dropped "Increase hfp packet overhead" patch [2], though BSP added
this but we have no issues as of now.
(no issues on panel side w/o this change)
- create separate function for vblk computation
- enable vcc-dsi regulator in dsi_runtime_resume
- collect Rob, Acked-by
- update MAINTAINERS file for panel drivers
- cleanup commit messages
- fixed checkpatch warnings/errors

[2] https://patchwork.kernel.org/patch/10657541/
[1] https://patchwork.kernel.org/patch/10657619/

Jagan Teki (26):
clk: sunxi-ng: a64: Fix gate bit of DSI DPHY
clk: sunxi-ng: Add check for minimal rate to NKM PLLs
clk: sunxi-ng: Add check for maximum rate to NKM PLLs
drm/sun4i: sun6i_mipi_dsi: Add has_mod_clk quirk
drm/sun4i: sun6i_mipi_dsi: Add Allwinner A64 MIPI DSI support
dt-bindings: sun6i-dsi: Add compatible for A64 MIPI DSI
drm/sun4i: sun6i_mipi_dsi: Add DSI Generic short write 2 param
transfer
drm/sun4i: sun6i_mipi_dsi: Fix VBP size calculation
drm/sun4i: sun6i_mipi_dsi: Fix TCON DRQ set bits
drm/sun4i: sun6i_mipi_dsi: Refactor vertical video start delay
drm/sun4i: sun6i_mipi_dsi: Fix DSI hbp timing value
drm/sun4i: sun6i_mipi_dsi: Fix DSI hblk timing calculation
drm/sun4i: sun6i_mipi_dsi: Add DSI hblk packet overhead
drm/sun4i: sun6i_mipi_dsi: Fix DSI hfp timing value
drm/sun4i: sun6i_mipi_dsi: Set proper vblk timing calculation
drm/sun4i: sun6i_mipi_dsi: Add support for VCC-DSI voltage regulator
dt-bindings: sun6i-dsi: Add VCC-DSI supply property
dt-bindings: panel: Add Bananapi S070WV20-CT16 ICN6211 MIPI-DSI to RGB
bridge
drm/panel: Add Bananapi S070WV20-CT16 ICN6211 MIPI-DSI to RGB bridge
dt-bindings: panel: Add Techstar TS8550B MIPI-DSI panel
drm/panel: Add Techstar TS8550B MIPI-DSI LCD panel
clk: sunxi-ng: a64: Add min and max rate for PLL_MIPI
dt-bindings: sun6i-dsi: Add compatible for A64 DPHY
arm64: dts: allwinner: a64: Add DSI pipeline
[DO NOT MERGE] arm64: dts: allwinner: bananapi-m64: Bananapi S070WV20-CT16 DSI panel
arm64: dts: allwinner: a64-amarula-relic: Enable Techstar TS8550B
MIPI-DSI panel

.../display/panel/bananapi,s070wv20-ct16.txt | 31 +-
.../display/panel/techstar,ts8550b.txt | 22 ++
.../bindings/display/sunxi/sun6i-dsi.txt | 5 +
MAINTAINERS | 12 +
.../allwinner/sun50i-a64-amarula-relic.dts | 46 +++
.../dts/allwinner/sun50i-a64-bananapi-m64.dts | 42 +++
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 45 +++
drivers/clk/sunxi-ng/ccu-sun50i-a64.c | 4 +-
drivers/clk/sunxi-ng/ccu_nkm.c | 6 +
drivers/clk/sunxi-ng/ccu_nkm.h | 2 +
drivers/gpu/drm/panel/Kconfig | 18 +
drivers/gpu/drm/panel/Makefile | 2 +
.../panel/panel-bananapi-s070wv20-icn6211.c | 298 ++++++++++++++++
.../gpu/drm/panel/panel-techstar-ts8550b.c | 324 ++++++++++++++++++
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.c | 125 +++++--
drivers/gpu/drm/sun4i/sun6i_mipi_dsi.h | 8 +
16 files changed, 961 insertions(+), 29 deletions(-)
create mode 100644 Documentation/devicetree/bindings/display/panel/techstar,ts8550b.txt
create mode 100644 drivers/gpu/drm/panel/panel-bananapi-s070wv20-icn6211.c
create mode 100644 drivers/gpu/drm/panel/panel-techstar-ts8550b.c

--
2.18.0.321.gffc6fa0e3

\
 
 \ /
  Last update: 2018-11-13 12:17    [W:0.280 / U:13.868 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site