[lkml]   [2018]   [Oct]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v2] clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clock

于 2018年10月19日 GMT+08:00 上午1:19:54, Stephen Boyd <> 写到:
>Quoting Icenowy Zheng (2018-10-18 00:07:29)
>> In the user manual of A64 SoC, the bit 22 and 23 of pll-mipi control
>> register is called "LDO{1,2}_EN", and according to the BSP source
>> from Allwinner , the LDOs are enabled during the clock's enabling
>> process.
>> The clock failed to generate output if the two LDOs are not enabled.
>> Add the two bits to the clock's gate bits, so that the LDOs are
>> when the PLL is enabled.
>> Fixes: c6a0637460c2 ("clk: sunxi-ng: Add A64 clocks")
>> Signed-off-by: Icenowy Zheng <>
>> ---
>Looks OK to me from not knowing anything about this driver. Shall I
>directly into clk-next for next release?

I prefer to wait for an ACK from Maxime.

>linux-arm-kernel mailing list

 \ /
  Last update: 2018-10-19 07:51    [W:0.050 / U:8.144 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site