lkml.org 
[lkml]   [2017]   [Sep]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH v2 0/3] arm-smmu: performance optimization
From
Date


On 2017/9/19 12:31, Nate Watterson wrote:
> Hi Leizhen,
>
> On 9/12/2017 9:00 AM, Zhen Lei wrote:
>> v1 -> v2:
>> base on (add02cfdc9bc2 "iommu: Introduce Interface for IOMMU TLB Flushing")
>>
>> Zhen Lei (3):
>> iommu/arm-smmu-v3: put off the execution of TLBI* to reduce lock
>> confliction
>> iommu/arm-smmu-v3: add support for unmap an iova range with only one
>> tlb sync
>
> I tested these (2) patches on QDF2400 hardware and saw performance
> improvements in line with those I reported when testing the original
> series. I don't have any hardware close at hand to test the 3rd patch
> in the series so that will have to come from someone else.
Thanks a lot.

>
> Tested-by: Nate Watterson <nwatters@codeaurora.org>
>
> Thanks,
> Nate
>
>> iommu/arm-smmu: add support for unmap a memory range with only one tlb
>> sync
>>
>> drivers/iommu/arm-smmu-v3.c | 52 ++++++++++++++++++++++++++++++++++----
>> drivers/iommu/arm-smmu.c | 10 ++++++++
>> drivers/iommu/io-pgtable-arm-v7s.c | 32 +++++++++++++++--------
>> drivers/iommu/io-pgtable-arm.c | 30 ++++++++++++++--------
>> drivers/iommu/io-pgtable.h | 1 +
>> 5 files changed, 99 insertions(+), 26 deletions(-)
>>
>

--
Thanks!
BestRegards

\
 
 \ /
  Last update: 2017-09-19 08:29    [W:0.332 / U:1.020 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site