[lkml]   [2017]   [Aug]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Patch in this message
Subject[PATCH 1/3] dt-bindings: add "reduced-width" property for Armada XP SDRAM controller
Some SoC implementations that use this controller have a reduced pin
count so the meaning of "full" and "half" with change.

Signed-off-by: Chris Packham <>
.../bindings/memory-controllers/mvebu-sdram-controller.txt | 6 ++++++
1 file changed, 6 insertions(+)

diff --git a/Documentation/devicetree/bindings/memory-controllers/mvebu-sdram-controller.txt b/Documentation/devicetree/bindings/memory-controllers/mvebu-sdram-controller.txt
index 89657d1d4cd4..3041868321c8 100644
--- a/Documentation/devicetree/bindings/memory-controllers/mvebu-sdram-controller.txt
+++ b/Documentation/devicetree/bindings/memory-controllers/mvebu-sdram-controller.txt
@@ -13,6 +13,12 @@ Required properties:
- reg: a resource specifier for the register space, which should
include all SDRAM controller registers as per the datasheet.

+Optional properties:
+ - marvell,reduced-width: some SoCs that use this SDRAM controller have
+ a reduced pin count. On such systems "full" width is 32-bits and
+ "half" width is 16-bits. Set this property to indicate that the SoC
+ used is such a system.

sdramc@1400 {
 \ /
  Last update: 2017-08-07 00:31    [W:0.024 / U:3.312 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site