[lkml]   [2017]   [Nov]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [RFC 6/7] x86/asm: Remap the TSS into the cpu entry area
On Mon, Nov 13, 2017 at 6:28 PM, Linus Torvalds
<> wrote:
> On Mon, Nov 13, 2017 at 6:25 PM, Andy Lutomirski <> wrote:
>> On Mon, Nov 13, 2017 at 11:36 AM, Linus Torvalds
>> <> wrote:
>>> I forget what the actual size is, but aligning the hardware TSS struct
>>> to 128 bytes might be sufficient. It's not that big.
>> 104 bytes, so it's probably already fine. For anything except an
>> actual task switch, only the first 12 or so bytes matter.
> Note that historically, about half of the Intel errata (that don't get
> fixed) are about TSS in oddball situations, mainly page crossers.
> I may be exaggerating just a tiny bit, but it's definitely a "don't do it".


I suspect the major case where this matters is when we do a task
switch, which only ever happens on 32-bit double faults, at which
point we're already seriously screwed. But yes, I agree.

 \ /
  Last update: 2017-11-14 03:31    [W:0.053 / U:1.992 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site