[lkml]   [2017]   [Oct]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v4 05/13] irqchip: add initial support for ompic
On Mon, Oct 30 2017 at  8:11:15 am GMT, Stafford Horne <> wrote:
> From: Stefan Kristiansson <>
> IPI driver for the Open Multi-Processor Interrupt Controller (ompic) as
> described in the Multi-core support section of the OpenRISC 1.2
> architecture specification:
> Each OpenRISC core contains a full interrupt controller which is used in
> the SMP architecture for interrupt balancing. This IPI device, the
> ompic, is the only external device required for enabling SMP on
> OpenRISC.
> Pending ops are stored in a memory bit mask which can allow multiple
> pending operations to be set and serviced at a time. This is mostly
> borrowed from the alpha IPI implementation.
> Cc: Marc Zyngier <>
> Acked-by: Rob Herring <>
> Signed-off-by: Stefan Kristiansson <>
> [ converted ops to bitmask, wrote commit message]
> Signed-off-by: Stafford Horne <>

Reviewed-by: Marc Zyngier <>

Side question: what is your merge strategy for this? I can take it
through the irqchip tree as it is standalone, but I'm open to other


Jazz is not dead. It just smells funny.

 \ /
  Last update: 2017-10-30 03:30    [W:0.102 / U:2.788 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site